Education: Bachelor's degree
- As a Clocks team member, you will be architecting the clock domain to satisfy functional, physical and testing design requirements.
- Engage with multiple teams and design the GPU or CPU clocks to satisfy all the architectural/design/physical constraints.
- Improve Power, Performance, and Area (PPA) of innovative NVIDIA chips by evaluating trade-offs across DFx, Physical Implementation, Power Optimization and Ease of timing closure to innovate and implement new Clocking topologies in RTL.
- Collaborate with Physical design and timing team to evaluate Clocking concerns and develop solutions for supporting high speed Clocking.
- Together with other team members, we deliver clock RTL information to GPU, CPU and SOC verification team, timing and DFT teams.
- Get involved in end-to-end cycle of ASIC execution starting from micro-arch, design implementation, design fixes, sign-off checks and all the way to Silicon bringup.
- BS in Electrical Engineering or equivalent experience (MS preferred)
- Deep understanding of logic optimization techniques and PPA trade-offs.
- Excellent interpersonal skills and ability to collaborate with multiple teams.
- Experience in RTL design (Verilog), verification and logic synthesis.
- Strong coding skills in python or other industry-standard scripting languages.
- Understanding of sub-micron silicon issues like noise, cross-talk, and OCV effects is a plus.
- Understanding of system level artifacts like power, noise, etc
With competitive salaries and a generous benefits package, we are widely considered to be one of the technology world's most desirable employers. We have some of the most brilliant people in the world working for us and, due to unprecedented growth, our teams are rapidly growing. Are you passionate about becoming a part of a best-in-class team supporting the latest in GPU and AI technology?
If so, we want to hear from you.
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.
Applications for this job will be accepted at least until August 6, 2026.
Search Senior ASIC Design Engineer - Clocks IP jobs near US, CA, Santa Clara → Browse all live jobs
This posting was published by NVIDIA | NVIDIA on their own careers system and is shown here with a direct link to apply there. Employers: for corrections or removal, contact jobs@veritahire.com.