NVIDIA | NVIDIA

Senior ASIC Physical Design Engineer, Netlisting

US, CA, Santa Clara
✓ Verified live on the employer's own system · added 17 days ago
Save search
Mid-level · 3+ yrs exp

Requirements

Education: Bachelor's degree

Experience: 3+ years

Skills & tools

ManagementElectricalIc DesignScriptingPythonTroubleshooting
Apply on company site ↗ See your fit → free

Full job description

- You will drive physical design of high-frequency and low-power CPUs, GPUs, SoCs at block level, cluster level, and/or full chip level, with a focus on netlist-related aspects such as equivalence checking, asynchronous checking including clock domain crossing checks and MTBF analysis, logic synthesis, netlist quality checks, etc.

- Help in all aspects of physical design, such as driving timing convergence, timing constraints generation and management, and ECO generation and implementation.

- BS (or equivalent experience) in Electrical or Computer Engineering with 5+ years' experience or MS (or equivalent experience) with 3+ years' experience.

- Expertise in logic equivalence checking/FV required from RTL to tapeout with industry-standard tools. Deep understanding of hardware architecture and hands-on skills in RTL/logic design for timing closure.

- Experience in clock-domain-crossing checking, MTBF analysis, either with industry-standard tools or in-house tools.

- Background with logic synthesis at either block or full-chip level, at project execution and/or flow development.

- Strong experience in full-chip/sub-chip Static Timing Analysis (STA), timing constraints generation and management, and timing convergence.

- Expertise and in-depth knowledge of industry standard EDA tools in related fields.

- Proficiency in programming and scripting languages, such as, Perl, TCL, Make, Python, etc.

- Experience in logic synthesis and equivalence checking/FV. Familiarity with industry tools and flow.

- Strong hands-on debugging capability and problem-solving skills.

- Background in DFT timing closure for various modes e.g. scan shift and capture, transition faults, BIST, etc.

- Candidates who demonstrate experience or a strong drive to improve workflows and productivity through effective AI utilization will stand out.

NVIDIA is widely considered to be the leader of AI computing, and one of the technology world's most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.

Applications for this job will be accepted at least until July 27, 2026.

More jobs at NVIDIA | NVIDIA

Similar jobs near US, CA, Santa Clara

Tell me when more Senior Physical Design Engineer jobs post near Santa Clara, CA We re-check every listing against the employer’s own board — no résumé needed.

Search Senior ASIC Physical Design Engineer, Netlisting jobs near US, CA, Santa Clara → Browse all live jobs

This posting was published by NVIDIA | NVIDIA on their own careers system and is shown here with a direct link to apply there. Employers: for corrections or removal, contact jobs@veritahire.com.