Cadence Design Systems

Principal Design Engineer

$136K–$254KFull-time · SAN JOSE
✓ Verified live on the employer's own system · added 37 days ago
Save search
Junior · 1+ yr exp

Requirements

Education: Bachelor's degree

Experience: 1+ year

Skills & tools

Customer SuccessEmbeddedIc DesignTeam LeadershipFrontend DevElectricalLinuxSales

Benefits — mentioned in this posting

Paid time off401(k) / retirementEquity / stockHealth, dental & vision
Apply on company site ↗ See your fit → free

Full job description

The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact. - Cadence's employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees. - The unique "One Cadence - One Team" culture promotes collaboration within and across teams to ensure customer success - Multiple avenues of learning and development available for employees to explore as per their specific requirement and interests - You get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each other-every day.

Palladium and Protium are high-capacitive, high-performance hardware assisted verification for complexed System-On-Chip (SOC). This role is to implement, verify, timing closure to tape out Palladium and Protium SOCs.

- Lead a team to implement SOCs or sub system chips - Work on RTL synthesis and floor planning - Build clock trees and perform optimizations - Close timing, IR drop and physical verification - Review and Document designs for taping out - Interface with Front End RTL design teams and Back End Verification teams

- BS degree in Electrical Engineering with a minimum of 7 years of experience OR MS with a minimum of 5 years of experience OR PhD with a minimum 1 years of experience - Experience with Cadence tools such as Innovus, Tempus, QRC, Voltus and Pegasus - Experience with advanced technologies like 5nm, 3ns and 2nm nodes - Experience using Linux servers, Script development using Shell/Perl/TCL - Detailed knowledge about industry standard interfaces such as PCI Express, DDR, LPDDR, SRAM, UCIe, etc.

The annual salary range for California is $136,500 to $253,500. You may also be eligible to receive incentive

compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.

Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We're doing work that matters. Help us solve what others can't.

More jobs at Cadence Design Systems

Similar jobs near SAN JOSE

Tell me when more Principal Engineer, Firmware Security jobs post near San Jose, CA We re-check every listing against the employer’s own board — no résumé needed.

Search Principal Design Engineer jobs near SAN JOSE → Browse all live jobs

This posting was published by Cadence Design Systems on their own careers system and is shown here with a direct link to apply there. Employers: for corrections or removal, contact jobs@veritahire.com.