Cadence Design Systems

Signal and Power Integrity Senior Application Engineer

$84K–$156KFull-time · SAN JOSE
✓ Verified live on the employer's own system · added 23 days ago
Save search
Junior · 1+ yr exp

Requirements

Education: Bachelor's degree

Experience: 1+ year

Skills & tools

HiringSalesAccount ManagementPcb DesignElectricalManagementMarketingCustomer Success
Apply on company site ↗ See your fit → free

Full job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

The candidate will work closely with Sales Account Managers and technical field application engineers supporting technical campaigns by delivering workshops, product demonstrations, training, and onsite support. The candidate will have expert knowledge of the Cadence tool set and/or equivalent competitor toolsets in the context of multiple flows including high speed signal design, power design, signal integrity and electrical constraints definition.

Design experience and industry knowledge of Signal, Power, and Thermal analysis are required, as associated with IC, package, and PCB designs.

The candidate needs to have the ability to analyze customer's environment and evaluate appropriate solutions. Be knowledgeable and aware of competitive technologies. Anticipates technical issues and develops creative solutions before they become a problem.

Takes technical lead on wide range of projects. Ability to understand high speed, high performance signal and power integrity related issues, and work with peers and other business groups. Able to work on-site with customers without supervision.

Able to communicate effectively with Cadence R&D, Product Engineering, Marketing and with customers. Understands customer success criteria and is committed to ensuring customer success.

Requirements: Bachelor's or Master’s degree in Electrical or Electronics Engineering with 1-3 years related experience (level flexible). Solid knowledge of EDA industry with relatively strong background in Signal Integrity, Power Integrity, and Electromagnetics, related to Package and PCB Design are required. Candidate should have experience in Cadence Allegro platform tools including: Sigrity, Clarity, PCB Editor, ICP, or competitive tools in these areas.

The candidate must possess excellent written and verbal communication skills. Ability to present and clearly articulate solutions individually, and in front of medium to large groups is essential.

The annual salary range for California is $84,000 to $156,000. You may also be eligible to receive incentive

compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.

Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

More jobs at Cadence Design Systems

Similar jobs near SAN JOSE

Tell me when more Power Integrity Engineer jobs post near San Jose We re-check every listing against the employer’s own board — no résumé needed.

Search Signal and Power Integrity Senior Application Engineer jobs near SAN JOSE → Browse all live jobs

This posting was published by Cadence Design Systems on their own careers system and is shown here with a direct link to apply there. Employers: for corrections or removal, contact jobs@veritahire.com.