Education: Bachelor's degree
Experience: 1+ year
We are seeking motivated, proactive, and intellectually curious engineers who will work alongside world-class cross-disciplinary teams (systems architecture, ASIC design, firmware, pre-silicon verification, post-silicon validation, product engineering, manufacturing/production, and more). In this role, you will be on a team working on multiple silicon projects that are driving more integration, lower power, mixed signal architectures and advanced silicon technology for deployment in space and ground infrastructures.
You will be an integral part of the IC design team and lead the discipline of layout at the technical level and will work with RFIC/mixed signal designers on full chip layout of custom analog and RFIC designs.
- Work with the integrated circuit designers and chip leads to determine the chip floor plan; this includes strategies for power and ground distribution as well as working with packaging engineers to determine pad locations
- Accurately estimate the schedule for the layout work and identify areas of complexity that need early investigation
- Perform layout of custom RF and analog circuit blocks with attention to matching and minimizing parasitic capacitance in the layout
- Perform design rule checking, electrical rule checking and layout versus schematic checks and resolve errors
- Perform top-level layout integration with electrostatic discharge structures and pad assembly and perform final tape out (including density fill, running design for manufacturability checks and sharing GDS with the foundry)
- Generate guides and demos for others in the team to showcase improvements in layout technique
- Bachelor's degree in electrical or computer engineering or 3+ years of professional experience with integrated circuit layout design in lieu of a degree
- 1+ years of professional experience as an IC layout designer
- Experience in advanced node IC layouts such as 16nm, 7nm, 5nm or below
- Experience in layout of circuits with frequencies up to 50GHz
- Experience in layout of sensitive RF blocks such as low noise amplifiers, voltage-controlled oscillators and mixers
- Experience with shell scripting, Perl, Python or similar language
- Understanding of layout considerations for device matching, coupling and noise isolation
- Excellent communication skills (both oral and written) are required
- Ability to work long hours and weekends as necessary to support critical milestones
- An active clearance may provide the opportunity for you to work on sensitive SpaceX missions; if so, you will be subject to pre-employment drug and random drug and alcohol testing
Pay Range: Level 1: $105,000.00 - $122,500.00 Level 2: $120,000.00 - $150,000.00
Base salary is just one part of your total rewards package at SpaceX. You may also be eligible for long-term incentives, in the form of company stock or long-term cash awards, as well as potential discretionary bonuses and the ability to purchase additional stock at a discount through an Employee Stock Purchase Plan. You will also receive access to comprehensive medical, vision, and dental coverage, access to a 401(k) retirement plan, short and long-term disability insurance, life insurance, paid parental leave, and various other discounts and perks.
You may also accrue 3 weeks of paid vacation and will be eligible for 10 or more paid holidays per year. Employees accrue paid sick leave pursuant to Company policy which satisfies or exceeds the accrual, carryover, and use requirements of the law.
Those with an active clearance will receive a 10% differential, up to an additional $20,000 annually, once officially briefed into a classified program.
Search RFIC Layout Designer (Starshield Silicon) jobs near Hawthorne, CA → Browse all live jobs
This posting was published by SpaceX on their own careers system and is shown here with a direct link to apply there. Employers: for corrections or removal, contact jobs@veritahire.com.