Cadence Design Systems

High Speed PHY FW Engineer

$102K–$188KFull-time · SAN JOSE
✓ Verified live on the employer's own system · added 27 days ago
Save search

Requirements

Education: Master's degree

Skills & tools

HiringEmbeddedIc DesignQuality AssuranceMaintenanceTeam LeadershipTroubleshootingElectrical

Benefits — mentioned in this posting

Paid time off401(k) / retirementEquity / stockHealth, dental & vision
Apply on company site ↗ See your fit → free

Full job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Electronic innovation is everywhere, from smart sensors to smart cities, and it is transforming the way people work, live, and play. Cadence is excited to play a role in this innovation, not only as a world leader in electronic design automation (EDA) for over 25 years, but also as a driving force in the advancement of intellectual property (IP).

Cadence® IP solutions will change the way you think about and use IP in your system-on-chip (SoC) designs. As you use more IP to fortify your SoCs with new functionalities, we can help you reduce the complexity and risk inherent in designing for smart technology while meeting your performance, area, and power (PPA)

requirements.

Cadence is the fastest-growing silicon IP provider, with a proven portfolio and many industry firsts in design IP and verification IP. Engineers choose Cadence when they want the best in interface, memory, analog, peripherals, processor, and verification IP.

Cadence provides an open IP platform and IP Factory approach so you can design, customize, and verify IP and IP subsystems to fit your SoCs in ways that weren’t possible before. We work with you to make sure our IP fits as seamlessly as possible into your designs. Growing synergies within our IP portfolio, and between our IP portfolio and EDA tools, provide you with important flexibility and time-to-market advantages over traditional IP integration approaches.

Cadence has amassed thousands of IP tape outs, and our IP solutions are in use by many of the world’s leading semiconductor and systems companies. The Cadence quality assurance program is based on clear, documented policies and reproducible procedures that begin in product definition and development and extend through testing and release to ongoing maintenance and support.

Our procedures include specification and maintenance of appropriately detailed product definitions and test/release plans for every Cadence product.

This is an opportunity to join a dynamic and growing team of experienced engineers developing physical IP for industry-standard high-speed serial-link protocols. The successful candidate will ideally be a highly motivated self-starter who is able to work independently to complete assigned tasks and can also contribute to project leadership.

It is expected that the candidate will contribute during all phases of firmware development for high speed SERDES from architecture development to implementation, verification, testing and customer deployment.

  • Contribution during firmware architecture development and implementation of the defined firmware features.
  • Working closely with verification team to debug and fix the FW issues found with verification simulations.
  • Involvement during post-silicon testing and validation to identify any FW and HW related functionality and performance issues and implement any necessary FW improvements to address these issues.
  • Interaction with Product Engineering, System Validation and Design team to debug IP issues in the field and provide hot fixes.
  • Help to build system level prototype control software to develop/validate adaptation, equalization, and control algorithms for high speed SERDES.
  • Implement assigned FW features and work closely with verification and validation team to ensure the functionality and robustness of the implemented features.
  • Support of Validation team during electrical and system characterization.
  • Support of Product Engineering team during customer deployment of the IP.
  • Solid programming knowledge in C/C++ and Python
  • Understanding of wireline communication principles
  • Knowledge in mixed signal circuit design and digital signal processing techniques
  • Strong problem solving and communication skills
  • BSc or MSc in Electrical Engineering

The annual salary range for California is $101,500 to $188,500. You may also be eligible to receive incentive

compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.

Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

More jobs at Cadence Design Systems

Similar jobs near SAN JOSE

Tell me when more Software Engineering Director - Switching/Routing, Layer 1, PHY, Kernel, Platform area jobs post near Santa Clara, CA We re-check every listing against the employer’s own board — no résumé needed.

Search High Speed PHY FW Engineer jobs near SAN JOSE → Browse all live jobs

This posting was published by Cadence Design Systems on their own careers system and is shown here with a direct link to apply there. Employers: for corrections or removal, contact jobs@veritahire.com.