Hewlett Packard Enterprise (HPE)

Principal ASIC Design Engineer

Full-time · Sunnyvale, CA
✓ Verified live on the employer's own system · added 64 days ago
Save search
Senior · 15+ yrs exp

Requirements

Education: Bachelor's degree

Experience: 15+ years

Skills & tools

MachiningTeam LeadershipIc DesignElectricalProgrammingCommunicationsHiringRecruiting
Apply on company site ↗ See your fit → free

Full job description

This role has been designed as ‘Hybrid’ with an expectation that you will work on average 2 days per week from an HPE office.

Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world.

Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs.

We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE.

Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems. Determines architecture and logic design, design verification through software developed for component and system simulation and builds physical implementations through development of multidimensional designs involving the layout of complex integrated circuits.

Analyzes designs to establish operating data, conducts experimental tests and evaluates results to enable prototype and production VLSI solutions. May direct support personnel in the preparation of detailed design, design testing and prototype fabrication.

Contributions have visible technical impact on a product or major subcomponent. Applies in-depth professional knowledge and innovative ideas to solve complex problems. Visible contributions improve time-to-market, achieve cost reductions, or satisfy current and future unmet customer needs.

Recognized internal authority on key technology area applying innovative principles and ideas. Provides technical leadership for significant project/program work. Leads or participates in cross-functional initiatives and contributes to mentorship and knowledge sharing across the organization.

  • Architect complex modules and subsystems used in high performance networking chips.
  • Write detailed functional as well as the micro-architecture specification for your module with that meet the power/area/performance targets.
  • Write functional coverage/SVA to help verification catch corner case bugs.
  • Make sure your module meets the power targets by using state-of-the-art power reduction techniques during architecture and implementation phases.
  • Work with Physical design team for timing closure. Fix timing in RTL to meet the frequency target.
  • Collaborate with the Verification team to make sure your block is fully validated.
  • Show leadership and provide guidance to new college-grad/junior engineers and interns.
  • Bachelor’s degree in Electrical Engineering required (Master’s strongly desired) with 15+ years of relevant experience.
  • Demonstrated skills in leading and implementing high performance subsystems from specification to final netlist.
  • Knowledge of Computer Architecture/networking protocols through prior work is strongly desired.
  • Strong coding skills in Verilog/System Verilog through previous work experience are necessary.
  • Knowledge of synthesis/lint and other tools used in typical ASIC development process is highly desired.
  • Excellent written and verbal communications skills is necessary.

We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division.

"The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level. – United States of America: Annual Salary USD 174,000 - 352,500 in California The listed salary range reflects base salary. Variable incentives may also be offered."

It has come to HPE’s attention that there has been an increase in recruitment fraud whereby scammer impersonate HPE or HPE-authorized recruiting agencies and offer fake employment opportunities to candidates. These scammers often seek to obtain personal information or money from candidates.

Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendors will never charge any candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process. The credentials of any hiring agency that claims to be working with HPE for recruitment of talent should be verified by candidates and candidates shall be solely responsible to conduct such verification.

Any candidate/individual who relies on the erroneous representations made by fraudulent employment agencies does so at their own risk, and HPE disclaims liability for any damages or claims that may result from any such communication.

More jobs at Hewlett Packard Enterprise (HPE)

Similar jobs near Sunnyvale, CA

Tell me when more ASIC Design Engineer jobs post near Santa Clara, CA We re-check every listing against the employer’s own board — no résumé needed.

Search Principal ASIC Design Engineer jobs near Sunnyvale, CA → Browse all live jobs

This posting was published by Hewlett Packard Enterprise (HPE) on their own careers system and is shown here with a direct link to apply there. Employers: for corrections or removal, contact jobs@veritahire.com.