Cisco

ASIC DFT Technical Leader - CDC

$187KFull-time · San Jose, CA
✓ Verified live on the employer's own system · added 6 days ago
Save search
Mid-level · 3+ yrs exp

Requirements

Education: Bachelor's degree

Experience: 3+ years

Skills & tools

Ic Design
Apply on company site ↗ See your fit → free

Full job description

The application window is expected to close on: 10/02/2026 Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received .

The Common Hardware Group (CHG) creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms—like Silicon One—are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow.

Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.

Define, design and verify ASIC and ASIC subsystems to be deployed in a range of Cisco platforms. Contribute to a multi-disciplined engineering team to meet the power, performance, and area goals for products. Design, document, and develop ASIC subsystems for release in high volume and quality.

Help define the process, methods, and tools for design and implementation of complex developments.

  • Bachelor’s with 8+ years or related experience, or master’s with 6 + years of related experience, or PhD + 3 years of related experience
  • Prior experience with RTL development skills and experiences
  • Prior experience with CDC/RDC concepts and relevant design implementation
  • Prior Experience on maintaining CDC/RDC flow and signing-off constraints and waivers
  • Prior experience with static glitch harzads and experience on the relevant analysis on synthesis optimized gate netlists
  • Experience on VCS simulation SVA (SystemVerilog Assertions)

The starting salary range posted for this position is $186,900.00 to $267,700.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.

Non-Metro New York state & Washington state: $166,300.00 - $274,100.00

More jobs at Cisco

Similar jobs near San Jose, CA

Tell me when more ASIC Design Verification Engineer, Technical Leader jobs post near San Jose, CA We re-check every listing against the employer’s own board — no résumé needed.

Search ASIC DFT Technical Leader - CDC jobs near San Jose, CA → Browse all live jobs

This posting was published by Cisco on their own careers system and is shown here with a direct link to apply there. Employers: for corrections or removal, contact jobs@veritahire.com.